Experimental and Simulation Analysis of Break- Lock in Phase Locked Loop Synthesizer for Frequency Tracking Applications
نویسندگان
چکیده
Modern missile seekers invariably employ monopulse radar with phase locked loop (PLL) as a frequency (angle) tracking subsystem in the receiver. The frequency locking and/or unlocking of these receivers can be achieved either by introducing imperfections in the monopulse design or using multiple repeater sources. In the present paper, the break-lock of PLL synthesizer in the monopulse radar receiver is presented. The linear frequency modulated (LFM) signal has been used as a repeater interference signal, which is injected into the PLL along with radar echo signal. The frequency deviation as a function of LFM signal power required to break-lock is presented for different values of modulation rate and echo signal power. The simulation results show that breaklock is achieved at frequency deviation of 0.36 MHz (0.35 MHz measured value) for a typical jammer power of -14 dBm and modulation rate of 200 kHz with radar echo signal power of -14 dBm at the PLL input. The measured results show that at a typical jammer power of -14 dBm, break-lock is achieved at frequency deviations of 0.35 and 0.9 MHz for modulation rates of 200 and 500 kHz respectively, revealing that at lower values of modulation rate, breaklock is achieved at lower values of frequency deviation. The computer simulation is carried out for performance prediction and experimental measurement results are presented in support of the simulated results. With fairly good and consistent agreement between the measured and simulated results, the PLL is well suited to be integrated within monopulse radar receivers for LFM jamming.
منابع مشابه
Dual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملA-New-Closed-form-Mathematical-Approach-to-Achieve Minimum Phase Noise in Frequency Synthesizers
The aim of this paper is to minimize output phase noise for the pure signal synthesis in the frequency synthesizers. For this purpose, first, an exact mathematical model of phase locked loop (PLL) based frequency synthesizer is described and analyzed. Then, an exact closed-form formula in terms of synthesizer bandwidth and total output phase noise is extracted. Based on this formula, the phase ...
متن کاملبررسی ضرایب بهینه برای بهره خط تاخیر در حلقه قفل شده تاخیر جهت اکتساب زمان نشست کم
Reducing the locking time or settling time is one of the major challenges in the design of Delay Locked Loop (DLL) based frequency synthesizer. In this paper a common structure for DLL based frequency synthesizer is considered in which the number of delay cells in the direct path is specified. Then, the designed delay locked loop is optimized using genetic algorithm (GA). GA changes the phase-v...
متن کاملA Fast Locking Scheme for PLL Frequency Synrhesizers
Frequency synthesizers are used in a large number of time division multiplexed (TDMA) and frequency hopping wireless applications where quickly attaining frequency lock is critical. A new frequency synthesizer is described which employs a scheme for reducing lock time by a factor of two using a conventional phase locked loop architecture. Faster lock is attained by shifting the loop filter’s ze...
متن کاملA Fast Locking Scheme for PLL Frequency Synthesizers
Frequency synthesizers are used in a large number of time division multiplexed (TDMA) and frequency hopping wireless applications where quickly attaining frequency lock is critical. A new frequency synthesizer is described which employs a scheme for reducing lock time by a factor of two using a conventional phase locked loop architecture. Faster lock is attained by shifting the loop filter’s ze...
متن کامل